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ABSTRACT
Loosely Time-Triggered Architectures (LTTAs) are a pro-
posal for constructing distributed embedded control systems.
They build on the quasi-periodic architecture, where com-
puting units execute ‘almost periodically’, by adding a thin
layer of middleware that facilitates the implementation of
synchronous applications.
In this paper, we show how the deployment of a syn-
chronous application on a quasi-periodic architecture can
be modeled using a synchronous formalism. Then we detail
two protocols, Back-Pressure LTTA, reminiscent of elastic
circuits, and Time-Based LTTA, based on waiting. Com-
pared to previous work, we present controller models that
can be compiled for execution and a simplified version of the
Time-Based protocol. We also compare the LTTA approach
with architectures based on clock synchronization.
1. INTRODUCTION
This paper is about implementing programs expressed as
stream equations, like those written in Lustre, Signal, or
the discrete subset of Simulink, over networks of embedded
controllers. Since each controller is activated on its own
local clock, some middleware is needed to ensure the correct
execution of the original program. One possibility is to rely
on a clock synchronization protocol as in the Time-Triggered
Architecture (TTA) [21]. Another is to use less constraining
protocols as in the Loosely Time-Triggered Architecture
(LTTA) [2, 3, 5, 11,26].
The embedded applications that we consider involve both
continuous control and discrete logic. Since the continuous
layers are naturally robust to sampling artifacts, controllers
can simply communicate through shared memory without
additional synchronization. But the discrete logic for mode
changes and similar functionalities is very sensitive to such
artifacts, and requires more careful coordination. The LTTA
protocols are intended for this class of embedded systems.
They extend communication by sampling with minimal mech-
anisms that preserve the semantics of the discrete layer. They
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are simple to implement and involve little additional network
communication. They thus remain an interesting alternative
to solutions based on clock synchronization despite their
undeniable advantages.
There are two LTTA protocols: Back-Pressure and Time-
Based. The Back-Pressure protocol is based on acknowledg-
ing the receipt of messages. While very efficient, it introduces
control dependencies. The Time-Based protocol is based on
a waiting mechanism. It is less efficient but allows controllers
to operate more independently.
Contributions.
In this paper we consolidate previous work on LTTAs [2,11,
26] in a synchronous formalism that uniformly encompasses
both protocols and applications. Indeed, protocol controllers
are also synchronous programs: they can be compiled to-
gether with application code. Any synchronous language [4]
could be used to express the general LTTA framework, its
instantiations with specific protocols, and applications them-
selves. But we choose Zélus [6]1 because it also supports a
continuous model of time, which allows the direct expression
of timing constraints from the underlying network architec-
ture, giving a single, coherent, and precise model. These
timing constraints arise from the fact that controllers are
activated quasi-periodically, that is periodically but with
jitter, and because transmission delays are bounded. Not
only do we clarify the models and reasoning presented in
previous papers, but we give a simpler version of the Time-
Based protocol and prove it correct. Finally, modern clock
synchronization protocols are now cost-effective and pre-
cise [13,21,22,25], raising the question: Is there really any
need for the LTTA protocols? We thus compare, for the first
time, the LTTA protocols with approaches based on clock
synchronization.
Overview.
In section 2, we formalize quasi-periodic architectures,
model their timing constraints in Zélus, and recall the funda-
mentals of synchronous applications. Then, in section 3, we
present a general framework for modeling controller networks
and LTTA protocols. This framework is instantiated with
the two LTTA protocols in section 4. Finally, in section 5,
we compare the protocols to an approach based on clock
synchronization.
1Appendix A presents an overview of Zélus. Appendix F
presents the source code of a complete example.
2. WHAT IS AN LTTA?
An LTTA is the combination of a quasi-periodic architec-
ture with a protocol for deploying synchronous applications.
We now present the key definitions of quasi-periodic architec-
tures (section 2.1) and synchronous applications (section 2.3).
2.1 Quasi-Periodic Architectures
Introduced in [10], the quasi-synchronous approach is a
set of techniques for building distributed control systems.
It is a formalization of practices that Paul Caspi observed
while consulting in the 1990s at Airbus, where engineers
were deploying synchronous Lustre/SCADE [16,18] designs
onto networks of non-synchronized nodes communicating via
shared memories with bounded transmission delays.
The quasi-synchronous approach applies to systems of
periodically executed (sample-driven) nodes. In contrast
to the Time-Triggered Architecture [21], it does not rely
on clock synchronization. Such systems arise naturally as
soon as two or more microcontrollers running periodic tasks
are interconnected. They are common in aerospace, nuclear
power, and rail transportation.
Definition 1 (Quasi-periodic Architecture).
A quasi-periodic architecture is a finite set of nodes N, where
every node n ∈ N executes periodically but the actual time
between any two activations T ∈ R may vary between known
bounds during an execution:
0 < Tmin ≤ T ≤ Tmax. (1)
Values are transmitted between processes with a delay τ ∈ R,
bounded by τmin and τmax,
0 < τmin ≤ τ ≤ τmax. (2)
Each is buffered at receivers until a newer value is received.
Since we consider all possible behaviors, a quasi-periodic sys-
tem can also be characterized by its nominal period Tn and
maximum jitter ε, where Tmin = Tn − ε and Tmax = Tn + ε
and similarly for the transmission delay. The margins encom-
pass all sources of divergence between nominal and actual
values, including relative clock jitter, interrupt latencies, and
scheduling delays. We assume that individual processes are
synchronous: reactions triggered by a local clock execute in
zero time (atomically with respect to the local environment).
In the original quasi-synchronous approach, transmission
delays are only constrained to be ‘significantly shorter than
the periods of read and write clocks’ [10, § 3.2.1]. We intro-
duce explicit bounds in equation (2) to make the definition
more precise and applicable to a wider class of systems. They
can be treated naturally in our modeling approach.
Nodes communicate through shared memories which are
updated atomically. A given variable is updated by a single
node, but may be read by several nodes. The values written
to a variable are sent from the producer to all consumers,
where they are stored in a specific (one-place) buffer. The
buffer is only sampled when the process at a node is acti-
vated by the local clock. This model is sometimes termed
Communication by Sampling (CbS) [3].
Finally, we assume that the network guarantees message
delivery and preserves message order. That is, for the latter,
if message m1 is sent before m2, then m2 is never received be-
forem1. This is necessarily the case when τmax < Tmin+τmin,




c = a ∧ b
case 2
c = a ∧ b
Figure 1: The effect of sampling on signal combinations.
with the technicality of numbering messages and dropping
those that arrive out of sequence.
Value duplication and loss.
The lack of synchronization in the quasi-periodic architec-
ture means that successive variable values may be duplicated
or lost. For instance if a consumer of a variable is activated
twice between the arrivals of two successive messages from
the producer, it will oversample the buffered value. On the
other hand, if two messages of the producer are received
between two activations of the consumer, the second value
overwrites the first, which is then never read. These effects
occur for any ε > 0, regardless of how small.
The timing bounds of definition 1 mean, however, that
the maximum numbers of consecutive oversamplings and
overwritings are functions of the bounds on node periods
and transmission delays (see appendix B for proofs).
Property 1. Given a pair of nodes executing and com-
municating according to definition 1, the maximum number
of consecutive oversamplings and overwritings is
nos = now =
⌈




This property implies that data loss can be prevented
by activating a consumer much more frequently than the
corresponding producer (at the cost of higher oversampling).
Quasi-periodic architectures involving producer-consumer
pairs are studied in [5].
Quasi-periodic architectures are a natural fit for continuous
control applications, where the error due to sampling artifacts
can be computed and compensated. In this paper, however,
we treat discrete systems, like state machines, which are
generally intolerant to data duplication and loss.
Signal combinations.
There is another obstacle to implementing discrete appli-
cations on a quasi-periodic architecture: naively combining
variables can give results that diverge from the reference
semantics. Consider, for example, figure 1 [10, §4.2.2][2, 11].
A node C reads two boolean inputs a and b, produced by
nodes A and B, respectively, and computes the conjunction,
c = a ∧ b. Here, a is false for four activations of A before
becoming true and b is true for four activations of B before
becoming false. In a synchronous semantics, with simul-
taneous activations of A, B and C, node C should return
false at each activation. But, as figure 1 shows, the value
computed depends on when each of the nodes is activated.
This phenomena cannot be avoided by activating nodes less
or more frequently.
2.2 Modeling Quasi-Periodic Architectures
One of the central ideas of the original quasi-synchronous
approach is to replace detailed timing behavior with a dis-
crete abstraction [10, §3.2]. Basically, a system is modeled, in
Lustre, for example, as a composition of discrete programs ac-
tivated by a ‘scheduler’ program that limits interleaving [19].
Now, rather than arising as a consequence of the timing
constraints of definition 1, properties like property 1 are
enforced directly by the scheduler. This approach allows
the application of discrete languages, simulators, and model-
checkers, but it does not apply to the present setting where
‘short undetermined transition delays’ [10, §3.2.1] are re-
placed by equation (2). In fact, Caspi knew that ‘if longer
transmission delays are needed, modeling should be more
complex’ [10, §3.2.1, footnote 2]. The earliest paper on
LTTAs [5] models messages in transmission, but still in a dis-
crete model. Later papers introduce a class of protocols that
rely on the timing behavior of the underlying architecture.
Their models mix architectural timing constraints with proto-
col details using automata [11] or ad hoc extensions of timed
Petri nets [2]. In contrast, we use Zélus [6], a synchronous lan-
guage extended with continuous time, where we can clearly
separate real-time constraints from discrete control logic, but
still combine both in an executable language.
Let us first consider a quasi-periodic clock that triggers the
activation of an LTTA node according to equation (1). Such
a clock can be simulated in Zélus using a timer, a simple
Ordinary Differential Equation (ODE) t˙ = 1, initialized to
an arbitrary value between −Tmin and −Tmax, and similarly
reinitialized whenever t reaches 0. As Zélus is oriented to-
wards numerical simulation, we must make two compromises
for our program to be executable. First, rather than an
arbitrary value, we choose at random:2
let node arbitrary (l, u) = l +. Random.float (u −. l)
This declares a function named arbitrary with two inputs and
defined by a single expression; the keyword node indicates a
discrete stream function. Second, the reinitialization condi-
tion is encoded as a (rising) zero-crossing expression which
a numeric solver monitors to detect and locate significant
instants. These choices made, the model for node clocks is:
let hybrid metro (t_min, t_max) = c where
rec der t = 1.0 init −. arbitrary (t_min, t_max)
reset up(last t) → −. arbitrary (t_min, t_max)
and present up(last t) → do emit c = () done
val metro : float ∗ float c−→ unit signal
The keyword hybrid indicates that node inputs and outputs
are continuous. The variable t is initialized as described
above and increases with slope 1.0. The expression up(last t)
registers a zero-crossing expression on (the left-limit of) t.
At zero-crossing instants, a signal c is emitted and t is reset.
Similarly, the constraint on transmission delays from equa-
tion (2) is modeled by delaying the discrete signal corre-
sponding to the sender’s clock. A simple Zélus model is:
let hybrid delay(c, tau_min, tau_max) = dc where
rec der t = 1.0 init 0.0
reset c() → −. arbitrary (tau_min, tau_max)
and present up(t) → do emit dc = () done
val delay : unit signal ∗ float ∗ float c−→ unit signal
2+. , −., ∗., /. denote floating-point operations
The function delay takes a clock c as input. When c ticks,
the timer is reinitialized to an arbitrary value between −τmin
and −τmax corresponding to the transmission delay. Then,
when the delay has elapsed, that is, when a zero-crossing is
detected, a signal dc for the delayed clock is emitted. The
presented model is simplified for readability. In particular,
it does not allow for simultaneous ongoing transmissions,
that is, it mandates τmax < Tmin. The full version, given in
appendix D, queues ongoing transmissions which complicates
the model without providing any new insights.
2.3 Synchronous Applications
This paper addresses the deployment of synchronous appli-
cations onto a quasi-periodic architecture. By synchronous
application, we mean a synchronous program that has been
compiled into a composition of communicating Mealy ma-
chines. The question of generating such a form from a
high-level language like Lustre/SCADE, Signal, or Esterel [4]
does not concern us here.
In the synchronous model, machines are executed in lock-
step. But as our intent is to distribute each machine onto
its own network node, we must show that a desynchronized
execution yields the same overall input/output relation as
the reference semantics. The aim is to precisely describe
the activation model and the related requirements on com-
munications, and thereby the form of, and the constraints
on program distribution. The desynchronized executions we
consider are still idealized—reproducing them on systems
satisfying definition 1 is the subject of section 4.
A Mealy machine m is a tuple 〈sinit, I, O, F 〉, where sinit is
an initial state, I is a set of input variables, O is a set of
output variables, and F is a transition function mapping a
state and input values to the next state and output values:
F : S × VI → S × VO
where V is the domain of variable values, and S is the domain
of state values. A Mealy machine m = 〈sinit, I, O, F 〉 defines
a stream function3
JmK : (VI)∞ → (VO)∞
generated by repeated firings of the transition function from
the initial state:
s(0) = sinit
s(n+ 1), o(n) = F (s(n), i(n)).
The fact that the outputs of Mealy machines may de-
pend instantaneously on their inputs makes both composi-
tion [24] and distribution over a network [12] problematic.
An alternative is to only consider a ‘Moore-style’ compo-
sition of Mealy machines: outputs may be instantaneous
but communications between machines must be delayed.
A machine must wait one step before consuming a value
sent by another machine. This choice precludes the separa-
tion of subprograms that communicate instantaneously, but
it increases node independence and permits simpler proto-
cols. For a variable x, let •x denote its delayed counterpart
(•x(n) = x(n− 1)). Similarly, let •X = {•x | x ∈ X}. Now,
a set of machines m1, m2, . . . , mp can be composed to form
a system N = m1 || m2 || . . . || mp. The corresponding
3X∞ = X ∗ ∪ Xω denotes the set of possibly finite streams
over elements of the set X .
Mealy machine N = 〈sinit, I, O, FN 〉 is defined by
I = I1 ∪ · · · ∪ Ip \ •O,
O = O1 ∪ · · · ∪Op,
sinit = (sinit1 , . . . , sinitp ,nil, . . . ,nil)
FN ((s1, . . . , sp, •O), I) = ((s′1, . . . , s′p, O), O)
where (s′i, oi) = Fi(si, ii). The actual inputs of the global
Mealy machine are the inputs of all machines mi that are
not delayed versions of variables produced by other machines.
At each step a delayed version of the output of machines
mi, initialized with nil, is stored into the state of the global
Mealy machine. The abuse of notation in FN describes the
shuﬄing of input, output, and delayed variables.
The composition is well defined if the following conditions
hold: For all mi 6= mj ,
Ii ∩Oj = ∅, (4)
Oi ∩Oj = ∅, and (5)
Ii \ •O ∩ Ij \ •O = ∅, (6)
Equation (4) states that no machine ever directly depends on
the output of another. Equation (5) imposes that a variable
is only defined by one machine. Finally, equation (6) states
that an input from the environment is only consumed by a
single machine. Additionally, since the delayed outputs are
initially undefined, the composition is only well defined when
the Fi do not depend on them at the initial instant.
In the synchronous model, all processes run in lock-step,
that is, executing one step of N executes one step of each
mi in no particular order. Thus, at each step, all inputs
are consumed simultaneously to immediately produce all
outputs. The Kahn semantics [20] proposes an alternative
model where each machine is considered a function from
a tuple of input streams to a tuple of output streams (the
variables effectively become unbounded queues). Synchro-
nization between distinct components of tuples and between
the activations of elements in a composition are no longer
required. The semantics of a program is defined by the
sequence of values at each variable:
JmKK : (V∞)I → (V∞)O.
Theorem 1. For Mealy machines, composed as described
above, the synchronous semantics and the Kahn semantics
are equivalent JmK ≈ JmKK .
The proof of this theorem is given in appendix C.
The overall idea is to take a synchronous application that
has been arranged into a Moore-composition of Mealy ma-
chines N = m1 || m2 || . . . || mp, so that each machine mi
can be placed on a distinct network node. If the transmission
and consumption of values respects the Kahn semantics then
the network correctly implements the application. Since we
do not permit instantaneous dependencies between variables
computed at different nodes, a variable x computed at one
node may only be accessed at another node through a unit
delay, that is, a delay of one logical step. In this way we
need not ‘microschedule’ node activations.
3. GENERAL FRAMEWORK
We now consider the implementation of a synchronous
application S of p Mealy machines communicating through
unit delays onto a quasi-periodic architecture with p nodes.
This task is trivial if the underlying nodes and network
are completely synchronous, that is, Tmin = Tmax ≥ τmax
and with all elements initialized simultaneously. One simply
compiles each machine and assigns it to a node. At each tick,
all the machines compute simultaneously and send values
to be buffered at consumers for use at the next tick. The
synchronous semantics of an application is preserved directly.
In our setting, however, node activations are not syn-
chronized and we must confront the artifacts described in
section 2.1: duplication, loss of data, and potentially unin-
tended signal combinations. We do this by introducing a thin
layer of middleware between application and architecture.
An LTTA is exactly this combination of a quasi-periodic
architecture with a protocol that preserves the semantics of
synchronous applications. We denote the implementation of
an application S on a quasi-periodic architecture as LTTA(S).
In this section we present the general framework of this im-
plementation based on a discrete synchronous model of the
architecture. The details of the two LTTA protocols are
presented in section 4.
3.1 From Continuous to Discrete Time
We describe the protocols by adapting a classical approach
to architecture modeling using synchronous languages [17].
In doing so, we exploit the ability of the Zélus language [6]
to express delays without a priori discretization.
The quasi-periodic architecture is modeled by a set of
clocks (see section 2.2). Signals c1, c2, . . . denote the quasi-
periodic clocks of the nodes, and dc1, dc2, . . . their delayed
versions that model transmission delays. The union of all
these signals is a global signal g which is emitted on each
event. In Zélus, we write:
present c1() | dc1() | c2() | dc2() | ... → do emit g = () done
The signal g gives a base notion of logical instant or step. It
allows us to model the rest of the architecture in a discrete
synchronous framework.
Variables are not necessarily always defined. This is ex-
pressed in Zélus by valued signals. If necessary, a signal
value can be maintained in a memory which stores the last
received value until the next update.
let node mem(i, default) = m where
rec init m = default
and present i(v) → do m = v done
val mem : ’a signal ∗ ’a d−→ ’a
The keyword init initializes a memory m with a default value
default. Each time the input signal i is emitted, the variable m
is updated with the new received value v.
3.2 Modeling Nodes
An LTTA node is formed by composing a Mealy machine
with a controller that determines when to execute the ma-
chine and when to send outputs to other nodes. The basic
idea comes from the shell wrappers of Latency Insensitive
Design (LID) [8,9]. The schema is shown in figure 2. A node
is activated at each tick of its quasi-periodic clock c:








Figure 2: Schema of an LTTA node: a Mealy machine is
encapsulated with a protocol controller. The crossed box is
implemented by the mem function defined in section 3.1.
An LTTA node is modeled in Zélus as:
let node ltta_node(i, default) = o where
rec m = mem(om, default)
and (o, im) = ltta_controller(i, m)
and present im(v) → do emit om = machine(v) done
val ltta_node : ’a list ∗ ’b d−→ ’b signal
The controller node is instantiated with one of the controllers
described in the following section. At instants determined
by the protocol, the controller samples a list of inputs from
incoming LTTA links i and passes them on im to trigger the
machine, which produces output om. The value of om is
stored in a memory m, and sent on outgoing LTTA links o
when the protocol allows.
The function of the controller is to preserve the semantics
of the global synchronous application by choosing 1) when to
execute the machine (emission of signal im), and, 2) when to
send the resulting outputs (emission of signal o). Neither of
the two presented protocols computes and sends an output
instantaneously. They both thus reintroduce the unit delays
required for correct distribution.
3.3 Modeling Links
Delayed communications are modeled by an unbounded
FIFO queue that is triggered by the input signal and the
delayed sender clock that models transmission delays dc (see
section 2.2). Messages in transmission are stored in the queue
and emitted when the transmission delay elapses, that is, if
clock dc ticks when the queue is not empty.
let node channel(dc, i) = o where
rec init q = empty()
and trans = not (is_empty (last q))
and present
| i(v) & dc() on trans →
do emit o = front(last q)
and q = enqueue(dequeue(last q), v) done
| i(v) → do q = enqueue(last q, v) done
| dc() on trans →
do emit o = front(last q)
and q = dequeue(last q) done
val channel : unit signal ∗ ’a signal d−→ ’a signal
Each new message v received on signal i is added at the
end of the queue q: q = enqueue(last q, v). The keyword last
refers to the last defined value of a variable. Then, when a
transmission delay has elapsed, that is, each time clock dc
i o
dc
Figure 3: Schema of communication links modeling delayed
transmission between nodes. The striped box represents a
FIFO queue.
ticks when the queue is not empty (when trans is set to true),
the first pending message is emitted on signal o and removed
from the queue: emit o = front(last q) and q = dequeue(last q).
Finally, a link between two distinct nodes, shown in figure 3,
stores the last received value in a memory. Since nodes are
not synchronized, the output of a link must be defined at
each logical step. All link nodes are thus activated at every
emission of g.
let node link(dc, i, default) = o where
rec s = channel(dc, i)
and o = mem(s, default)
val link : unit signal ∗ ’a signal ∗ ’a d−→ ’a
When a message is sent on signal i, it goes through the
channel and, after the transmission delay, is stored in a
memory. New messages overwrite previous memory values.
The memory contents are output by the link.
Fresh values.
The LTTA controllers must detect when a fresh write is
received in an attached shared memory even when the same
value is resent. An alternating bit protocol suffices for this
task since the controllers ensure that no values are missed:
type ’a msg = {data : ’a; alt : bool}
let node alternate i = o where
rec present i(v) → local flag in
do flag = true → not (pre flag)
and emit o = {data = v; alt = flag} done
val alternate : ’a signal d−→ ’a msg signal
The value of the boolean variable flag is associated to each
new value received on signal i. This value alternates between
true and false at each emission of signal i. This simple
protocol logic is readily incorporated into the link model.
let node ltta_link(dc, i, default) = o where
rec s = channel(dc, i)
and o = mem(alternate(s), default)
val ltta_link : unit signal ∗ ’a signal ∗ ’a msg d−→ ’a msg
An alternating bit is associated to each new value stored
in the memory. Within a controller, the freshness of an
incoming value can now be detected and signaled:
let node fresh (i, r) = o where
rec init m = false
and present r(_) → do m = i.alt done
and o = (i.alt <> last m)






emit im = data(i) and emit a = ()







Figure 4: The Back-Pressure LTTA controller. The addi-
tional inputs ra are acknowledgments from consumers. The
additional output a is for acknowledging producers.
Variable m stores the alternating bit associated to the last
read value and is updated at each new read signaled by an
emission on r. A fresh value is detected when the current
value of the alternating bit differs from the one stored in m,
that is, (i.alt <> last m).
4. THE LTTA PROTOCOLS
We now present two LTTA protocols: one based on back-
pressure (section 4.1) and another based on time (section 4.2).
4.1 Back-Pressure LTTA
The Back-Pressure protocol [26] is inspired by elastic cir-
cuits [14, 15] where a consumer node must acknowledge each
value read by writing to a back pressure [7] link connected
to the producer. This mechanism allows executing a syn-
chronous application on an asynchronous architecture while
preserving the Kahn semantics. In an elastic circuit nodes
are triggered as soon as all their inputs are available. This
does not work for LTTA nodes since they are triggered by
local clocks, so a skipping mechanism was introduced in [26]
and included in later Petri net formalizations [1, 2].
For each link from a node A to a node B, we introduce
a back-pressure link from B to A. This link is called a
(acknowledge) at B and ra (receive acknowledge) at A. The
controller, shown in figure 4, is readily programmed in Zélus:
let node bp_controller (i, ra, m) = (o, a, im) where
rec automaton
| Wait →
do (∗ skip ∗)
unless all_inputs_fresh then
do emit im = data(i) and emit a = () in Ready
| Ready →
do (∗ skip ∗)
unless all_acks_fresh then
do emit o = m in Wait
and all_inputs_fresh = forall_fresh(i, im)
and all_acks_fresh = forall_fresh(ra, o)
val bp_controller :
’a msg list ∗ ’b msg list ∗ ’c d−→
’c signal ∗ unit signal ∗ ’a list signal
The controller automaton has two states. It starts in Wait
and skips at each tick until fresh values have been received on
all inputs. It then triggers the machine (data() discards the
alternating bit), sends an acknowledgement to the producer
and transitions immediately to Ready. The controller skips
in Ready until acknowledgements have been received from
all consumers indicating that they have consumed the most
recently sent outputs. It then sends the outputs from the
last activation of the machine and returns to Wait.
In parallel, the freshness of the inputs since the last execu-
tion of the machine is tested by a conjunction of fresh nodes.
Similarly the controller also tests whether fresh acknowledg-
ments have been received from all consumers since the last
emission of the output signal o.
Theorem 2. The composition of a Back-Pressure con-
troller and a Mealy machine to form a Back-Pressure LTTA
node is well defined.
Proof. The dependency graph of the controller is:
im← i a← i o← ra o← m.
The definition of the local memory m adds the dependency
m← om. Since the dependency graph of the machine is, at
worst, om← im, the composition of the two machines is free
of cycles and therefore well defined.
Preservation of Semantics.
This result was first proved in [26] for networks of nodes
communicating through buffers of arbitrary size. Another
proof is given in [2] based on the relation with elastic circuits.
We sketch this proof here; details are to be found in [1].
Theorem 3 ([2, 26]). Implementing a synchronous ap-
plication S over a quasi-periodic architecture with Back-
Pressure controllers preserves the Kahn semantics of the
application: JLTTAbp(S)KK = JSKK .
Proof. The idea is to show that both nodes and links
can be encoded as simple event graphs, that is, one-safe
Petri nets, that behave like elastic circuits. Event graphs
associated to links contain two places, a direct place that
models data transfer and a back-pressure place that models
consumer acknowledgment. The controller is also modeled
as an event-graph with two places that alternate between
send and execute transitions. This net is then extended with
a skipping mechanism that allows the controller to transition
on local clock ticks if not all inputs are available.
Now, assuming that no transition can be enabled forever
without firing, one can show that the LTTA implementation
of the application behaves like the elastic circuit version of
the same application which is known to implement the Kahn
semantics of a synchronous application.
Performance Bounds.
Using the assumptions on local clock periods and transmis-
sion delays of the underlying quasi-periodic architecture, that
is, equations (1) and (2), we can analyze the performance of
Back-Pressure LTTA nodes.
Theorem 4 ([2, 26]). The worst case throughput of a
Back-Pressure LTTA node is
λbp = 1/2(Tmax + τmax).
A formal proof based on Petri nets is presented in [1]. Here
we give just an intuition for the case of two nodes A and B
with B receiving messages from A. In the worst case, when A
sends a message at time t it arrives in B’s shared memory
at t+ τmax just after a tick of B’s clock. Therefore B does
Wait
n=p→(pre n−1)
init n = 1
Ready
n=q→(pre n−1)
last n = 1 / emit im = data(i)






Figure 5: The Time-Based LTTA controller. A counter n is
decremented in each state initialized with value p in state
Wait and q in state Ready.
not detect the message until t+Tmax+τmax.4 Symmetrically,
the acknowledgment from B to A is received Tmax + τmax
after the message has been detected. The next round thus
starts at t+ 2(Tmax + τmax).
4.2 Time-Based LTTA
The Time-Based LTTA protocol realizes a synchronous
execution on a quasi-periodic architecture by alternating send
and execute phases across the nodes. Each node maintains
a local countdown whose initial value is tuned according to
the timing characteristics of the architecture to ensure that,
when the countdown elapses, it is safe to execute the machine
or publish its most recent results.
A first version of the Time-Based LTTA protocol was
introduced in [10]. The protocol was formalized as a Mealy
machine with five states in [11] and a simplified version was
modeled with Petri nets in [1,2]. We propose an even simpler
version, formalize it in Zélus, and prove its correctness.
Unlike the Back-Pressure protocol, the Time-Based pro-
tocol requires broadcast communication, that is, all variable
updates must be visible at all nodes (and each node must
update at least one variable), but acknowledgment values
are not sent when inputs are sampled. The controller for the
Time-Based protocol is shown in figure 5, for parameters p
and q:
let node tb_controller (i, ro, m) = (o, im) where
rec init n = 1
and automaton
| Wait →
do n = p → (pre n − 1)
unless (last n = 1) then
do emit im = data(i) in Ready
| Ready →
do n = q → (pre n − 1)
unless ((last n = 1) or preempted) then
do emit o = m in Wait
and preempted = exists_fresh(i, im)
val tb_controller :
’a msg list ∗ ’b msg list ∗ ’c d−→ ’c signal ∗ ’a list signal
The controller automaton has two states. Initially, it passes
via Wait, emits the signal im with the value of the input mem-
ory i and thereby executes the machine, and enters Ready. In
Ready, the equation n = q → (pre n − 1) initializes a counter n
with the value q and decrements it at each subsequent tick
of the clock c. At the instant when the Ready counter would
become zero, that is, when the previous value last n is one,
the controller instead passes directly into the Wait state, re-
sets the counter to p, and sends the previously computed
4The worst-case transmission delay is thus Tmax + τmax.
outputs from the memory m (see figure 2) to o. It may
happen, however, that the local clock is much slower than
those of other nodes. In this case, a fresh value from any
node, exists_fresh(i, im), preempts the normal countdown and
triggers the transition to Wait and the associated writing
of outputs (exists_fresh is essentially a disjunction of fresh
nodes). The Wait state counts down from p to give all inputs
enough time to arrive before the machine is retriggered.
Basically, nodes slow down by counting to accomodate the
unsynchronized activations of other nodes and message trans-
mission delays, but accelerate when they detect a message
from other nodes.
Theorem 5. The composition of a Time-Based controller
and a Mealy machine to form a Time-Based LTTA node is
always well defined.
Proof. The proof is similar to that of theorem 2. The
worst case dependency graph of a node is:
n← i o← m m← om om← im im← i.
It has no cyclic dependencies.
Preservation of Semantics.
The Time-Based protocol only preserves the Kahn seman-
tics of the application if the countdown values p and q are
correctly chosen.
Theorem 6. The Kahn semantics of a synchronous appli-
cation S implemented on a quasi-periodic architecture using







τmax − τmin + (p+ 1)Tmax
Tmin
− p. (8)
Proof. The theorem follows from two properties which
together imply that the kth execution of a node samples the
(k − 1)th values of its producers. Since nodes communicate
through unit delays, the Kahn semantics is preserved.
Property 2 (SPk−1 ≺ ECk ). For k > 0, the (k − 1)th
sending of a producer is received at its consumers before their
respective kth executions.
Property 3 (ECk ≺ SPk ). For k > 0, the kth execution
of a consumer occurs before the kth sending from any of its
producers is received.
The properties are shown by induction on k; that is, as-
suming that they hold up to and including k− 1. The proofs
proceed by considering the worst-case scenarios illustrated
in Figure 6.
For property 2, if the kth execution of a consumer ECk
occurs at time t then its (k − 1)th sending SCk−1 must have
occurred at or before t− pTmin (countdown in Wait with the
shortest possible ticks). This sending is detected by any
node at worst Tmax + τmax later, which causes a producer
in the Ready state to send (a producer in the Wait state has
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(b) Property 3: ECk ≺ SPk .
Figure 6: Explanation of the proofs of properties 2 and 3.
most τmax later. Equation (7) guarantees that this happens
before the consumer executes.
For property 3, if the kth execution of a consumer ECk
occurs at time t then its (k − 1)th sending SCk−1 cannot
have occurred before t − pTmax (countdown in Wait with
the longest possible ticks). The first send by a producer in
the (k − 1)th round Spk−1 cannot occur before t− pTmax −
(Tmax+τmax), since any send preempts the consumer in Ready
at worst after a delay of Tmax + τmax. Since the smallest
delay before the subsequent kth send of any producer arrives
at the consumer is pTmin + qTmin + τmin (countdowns in Wait
and Ready with the shortest possible ticks for the first node
to publish), equation (8) guarantees that the kth execution
of the consumer occurs beforehand.
Broadcast Communication.
The Time-Based protocol does not wait for acknowledg-
ments from all receivers but rather sends a new value as soon
as it detects a publication from another node. Controllers
thus operate more independently, but broadcast communica-
tion is necessary. Otherwise, consider adding a third node N
to the scenario in figure 6b such that it communicates with
node P but not node C. Now, P may be preempted in the
Ready state one tick after EPk causing it to send a message
that arrives at C at SPk−1 + (p+ 1)Tmin + τmin. Since node C
would not be preempted by N but only by P , in the worst
case ECk occurs (p+ 1)Tmax + τmax after SPk−1. Property 3
then imposes the impossible condition
(p+ 1)Tmin + τmin > (p+ 1)Tmax + τmax.
Global Synchronization.
In fact, properties 2 and 3 imply strictly more than the
preservation of the Kahn semantics of an application.
Corollary 1. The Time-Based controller ensures a strict
alternation between the execute and send phases throughout
the architecture
Proof. Since the parameters p and q are the same for all
Time-Based controllers, the following two properties hold:
Property 4 (SCk−1 ≺ EPk ). For k ≥ 0, the (k − 1)th
sending of a node is always received at its producers before
their respective kth executions.
Property 5 (EPk ≺ SCk ). For k ≥ 0, the kth execution
of a node always occurs before the kth send from any of its
consumers is received.
The proofs of these properties resemble those of properties 2
and 3. Since we assume broadcast communication, each node
is a potential producer and consumer for all others. Thus
the corollary follows directly from properties 2 to 5.
Compared to the Back-Pressure protocol, the Time-Based
protocol forces a global synchronization of the architecture.
In fact, running the Back-Pressure protocol under a broadcast
assumption also induces such strict alternations since every
node must wait for all others to execute before sending
a new value (the protocol can be optimized in this case,
see appendix E).
Performance bounds.













Theorem 7. The worst-case throughput of a Time-Based
LTTA node is:
λtb = 1/(p∗ + q∗)Tmax.
Proof. The slowest possible node spends p∗Tmax in state
wait and q∗Tmax in state ready.
4.3 Hybrid LTTA
Back-Pressure controllers are architecture-independent and
therefore very flexible. However, they violate the principle
of ‘sender independence’ [21, §4.1.1]. If a node crashes and
stops sending data, the entire application is stuck forever.
In comparison, Time-Based controllers are based on a wait-
ing mechanism tuned with the timing characteristics of the
architecture. If a node crashes, other nodes will continue to
compute using the last received data. This allows program-
mers to implement their own fault tolerance policies directly
in the application.
The close relationship between the two protocols allows
them to be combined within a single system. This technique
was introduced in [2], but with the formalization proposed
in this paper, the blending of the two LTTA protocols is
straightforward and does not require any adaptation. The
different components need only be connected together, noting
that acknowledgments need not be sent by back-pressure
nodes to time-based ones, but that they must be sent by
time-based nodes to back-pressure ones.
5. CLOCK SYNCHRONIZATION
The LTTA protocols are designed to accommodate the
loose timing of node activations in a quasi-periodic architec-
ture. But modern clock synchronization protocols are cost-
effective and precise: the Network Time Protocol (NTP) [25]
5∀x ∈ R, bxc denotes the greatest integer i such that i ≤ x.
and True-Time (TT) [13] provide millisecond accuracies
across the Internet, the Precise Time Protocol (PTP) [22]
and the Time-Triggered Protocol (TTP) [21, Chapter 8]
provide sub-microsecond accuracies at smaller scales. With
synchronized clocks, the completely synchronous scheme out-
lined at the start of section 3 becomes feasible, raising the
question: is there really any need for the LTTA protocols?
To respond to this question we recall the basics of one
of the most efficient clock synchronization schemes in sec-
tion 5.1, work from well-known principles [21, Chapter 3]
to build a globally synchronous system in section 5.2, and
finally compare the result with the two LTTA protocols in
section 5.3.
5.1 Central Master Synchronization
In central master synchronization, a node’s local time
reference is incremented by the nominal period Tn at ev-
ery activation. A distinguished node, the central master,
periodically sends the value of its local time to all other
nodes. When a slave node receives this message, it corrects
its local time reference according to the sent value and the
transmission latency.
For the quasi-periodic architecture, and assuming the cen-
tral master is directly connected to all other nodes, the
maximum difference between local time references imme-
diately after resynchronization depends on the difference
between the slowest and the fastest message transmissions
between the central master and slaves:
Φ = τmax + Tmax − τmin.
Between synchronizations, local time references drift apart.
The maximum divergence between any two clocks is Γ = 2ρR.
The delay between successive resynchronizations R is equal,
at best, to the master’s activation period. The maximum
drift rate ρ is, in our case,
ρ = Tmax
Tn
− 1 = Tmax − Tmin
Tmax + Tmin
.
The maximal precision of the clock synchronization is then
Π = Φ + Γ.
5.2 The Global Clock Protocol
A global notion of time can be realized by subsampling the
local clock ticks of nodes provided the period of the global
clock Tg is greater than the precision of the synchronization,
that is, Tg > Π. This assumption is called the ‘reasonableness
condition’ in [21, Chapter 3, § 3.2.1]. On any given node,
the nth tick of the global clock occurs as soon as the local
reference time is greater than nTg. These particular ticks
of the local clocks are called macroticks. Because of the
reasonableness condition the delay between nodes activations
that occur at the same macrotick is less than Π. Activating
nodes on each of their macroticks thus naturally imposes a
synchronous execution of the architecture.
Even with synchronization, a value from a faster node
may still arrive at a slower one before the latter executes,
overwriting the previous value before it can be read. A sim-
ple solution, adapted from the synchronous network model
of [23, Chapter 2], is to establish separate communication
and execution phases. There is, however, no need to execute
twice for each activation of the machine. The lock-step exe-
cution means that no node can ever execute more than twice
between any two activations of another. Communicating
Tn τn ε bp tb gc
10−2 10−6 1% 2.0 4.0 3.1
5% 2.1 4.2 3.5
15% 2.3 5.7 4.5
10−4 10−4 1% 4.0 6.1 3.2
5% 4.2 6.3 3.8
15% 4.6 10.3 5.4
10−6 10−2 1% 2.0 2.1 1.1
5% 2.1 2.7 1.3
15% 2.3 4.6 1.9
Figure 7: Relative worst case slowdowns for the different
protocols: Back-Pressure (bp), Time-Based (tb) and Global
Clock (gc), compared to an ideal synchronous execution.
through two-place buffers suffices to ensure that messages
are never overwritten.
Finally, the transmission delay may prevent a value sent
at the kth macrotick from arriving before the (k + 1)th
macrotick begins. From the maximum transmission delay,
we can calculate the number of macroticks m that a node







This means that the Kahn semantics of an application is
preserved if nodes execute one step every m macroticks and
communicate through buffers of size two. This gives a worst
case throughput of
λgc = 1/mTg. (9)
We call this simple scheme the Global-Clock protocol.
5.3 Comparative Evaluation
Each of the three protocols entails some overhead in appli-
cation execution time compared to an ideal scheme where
Tmin = Tmax and τmin = τmax. To give a quantitative im-
pression of their different performance characteristics, we
instantiate in figure 7 the worst-case throughputs of the
protocols—theorems 4 and 7 and equation (9)—to calculate
the slowdown relative to the ideal case for three different
architecture classes, from the top: slower nodes/faster com-
munication, comparable nodes and communication, faster
nodes/slower communication. In each class, we consider
three different jitter values (ε) applied to both the nominal
period (Tn) and transmission delay (τn). The slowdown is
the relative application speed for a given architecture and
protocol: 1.0 indicates the same speed as an ideal system;
2.0 means twice as slow.
The Global-Clock protocol performs better than both
LTTA protocols when the activation period is much less
than the transmission delay. In this case, the cost of clock
synchronization is negligible and lock-step execution with
two-place buffers maximizes application activations. Con-
versely, when the activation period is much greater than the
transmission delay, the Back-Pressure protocol, which does
not require node synchronization, performs best.
The Back-Pressure protocol is the least sensitive to jitter as
it reacts as soon as fresh values are detected, while the other
protocols must wait. The Time-Based protocol is especially
sensitive, its performance decreases rapidly as jitter increases.
The slower nodes/faster communication architecture is the
closest to the domain we consider (critical control applica-
tions). In this case, the Back-Pressure protocol achieves the
best worst-case throughput, especially if there is significant
jitter, but it does so by introducing inter-node control depen-
dencies. Otherwise the Global-Clock protocol outperforms
both others. Note, though, that we consider a simplified and
optimistic case; realistic distributed clock synchronization
algorithms will have higher overhead. The Time-Based pro-
tocol always has the biggest worst-case slowdown, but it is
the least intrusive in terms of additional control logic.
6. CONCLUSION
In this paper, we presented the Back-Pressure and Time-
Based LTTA protocols in a unified synchronous framework.
This gives both a precise description of the implementation
of synchronous applications over quasi-periodic architectures,
and also permits the direct compilation of protocol controllers
together with application functions. The Time-Based pro-
tocol that we present is simpler than previously published
versions. We show that the Kahn semantics of synchronous
applications implemented on quasi-periodic architectures is
preserved by both protocols. Finally, we give bounds on the
worst-case throughput for the protocols.
The comparison with an optimistic implementation of clock
synchronization shows that the LTTA protocols are at least
competitive for jittery architectures where the transmission
delay is not significant relative to node periods—exactly the
class of embedded systems of interest. In addition, the Time-
Based protocol is noninvasive and robust: nodes need only
listen and wait.
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APPENDIX
A. ZÉLUS SURVIVAL KIT
Zélus [6] is a first-order dataflow synchronous language
extended with ODEs and hierarchical automata. We present
here the basic syntax of its key features.6
A.1 Discrete time
The keyword node indicates a discrete stream function.
For instance the following function initializes a counter with
the value i and increments it at each step:
let node nat (i) = o where
rec o = i → (pre o + 1)
val nat : int d−→ int
where the operators pre(.), the non-initialized unit delay,
and . → ., for initialization, are from Lustre. Applying this
function to the constant 0 yields the execution:
i 0 0 0 0 0 0 0 0 . . .
o 0 1 2 3 4 5 6 7 . . .
The previous example can be rewritten using a memory.
let node nat_mem (i) = o where
rec init o = i
and o = last o + 1
val nat_mem : int d−→ int
The keyword init initializes a memory and the operator last(.)
refers to its previous value.
The language has valued signals built and accessed through
the constructions emit and present. Consider the program:
let node positive (i) = s where
rec present i(v) → do emit s = (v > 0) done
val positive : int signal d−→ bool signal
Whenever a value v is emitted on signal i, signal s is emitted
with value (v > 0). A signal is absent if not explicitly emitted.
Complicated behaviors are often best described as au-
tomata whose defining equations at an instant are mode-
dependent. An automaton is a collection of states and transi-
tions. There are two kinds of transitions: weak (written until)
and strong (written unless). Consider the following example.
let node edge_strong (x) = o where
rec automaton
| Wait → do o = false unless (x = 0) then Found
| Found → do o = true done
val edge_strong : int d−→ bool
Starting in stateWait, the output o is defined by the equation
o = false while the condition (x = 0) is false. At the instant
that this condition is true, Found becomes the active state
and the output is thereafter defined by the equation o = true.
x 3 1 2 0 −1 0 . . .
o false false false true true true . . .
Weak transitions introduce a delay between the instant
when a transition guard becomes true and the instant when
the mode changes.
6More details can be found at http://zelus.di.ens.fr/.
let node edge_weak (x) = o where
rec automaton
| Wait → do o = false until (x = 0) then Found
| Found → do o = true done
val edge_weak : int d−→ bool
x 3 1 2 0 −1 0 . . .
o false false false false true true . . .
A.2 Continuous Time
Zélus combines two models of time: discrete and con-
tinuous. Continuous time functions are introduced by the
keyword hybrid.
let hybrid sawtooth () = s where
rec der t = 2.0 init −1.5 reset up(last t) → −.1.0
and present up(t) → do emit s = () done
val sawtooth : unit c−→ unit signal
Variable t is defined by a differential equation with initial
value −1.5 and derivative 2.0 using the der keyword. At
zero-crossing instants—when the last t expression monitored
by the up(.) operator passes through zero from a negative
value to a positive one—t is reset to −1.0 and the signal s
is emitted. The expression last t refers to the left-limit of
signal t. It is needed here to avoid a causality loop.
Discrete functions can be activated on the presence of
signals produced by continuous functions.
let hybrid simu () = o where
rec init o = 0
and s = sawtooth()
and present s() → do o = nat(0) done
val simu : unit c−→ int
A memory o is initialized with value 0. Then at each of the
events produced by the continuous function sawtooth, the new
value of o is computed by the discrete function nat, otherwise
the last computed value is maintained.
B. OVERWRITES AND OVERSAMPLES
Property 1. Given a pair of nodes executing and com-
municating according to definition 1, the maximum number
of consecutive oversamplings and overwritings is
nos = now =
⌈




Proof. Consider a pair of nodes W and R where R reads
values sent by W . An oversampling occurs at each execu-
tion of R that occurs between the arrivals of two successive
messages from W . The number of oversamples is maximal
when the delay between the two arrivals is maximal. At best,
the first value is received after the shortest possible trans-
mission delay, that is after τmin. Then the next publication
occurs at worst Tmax after the first one and is received τmax
later. Hence the maximum delay between two consecutive
receptions is
Tmax + τmax − τmin.
The number of oversamples is maximized by considering
that R executes just after the arrival of the first message
and then executes as fast as possible, that is, every Tmin.
Each execution of R that occurs before the arrival of the
next message oversamples the last received value. Thus the
maximum number of executions n of R is such that
nTmin ≤ Tmax + τmax − τmin.
The maximum number of oversamples nos = n − 1 is thus
given by equation (3).
On the other hand, an overwrite occurs each time a value
sent by W is received between two successive executions of
R. Suppose a first publication occurs at time t. In the worst
case, the message is received τmax later. Then, W executes
n times at the fastest possible rate to maximize the number
of messages sent. Each reception of a message from W that
occurs before the next activation of R overwrites the last
received value. The last message is received in the best case
at t+ nTmin + τmin. Thus the maximum delay between the
first reception and the last one is
nTmin + τmin − τmax.
The number of overwrites is maximal when R executes just
before the first reception, thus missing the first value, and
then executes again as late as possible, that is, Tmax later.
Thus the maximum number of receptions n is such that
nTmin + τmin − τmax ≤ Tmax.
The maximum number of overwrites now = n− 1 is thus also
given by equation (3).
C. SEMANTICS EQUIVALENCY
Theorem 1. For Mealy machines, composed as described
above, the synchronous semantics and the Kahn semantics
are equivalent JmK ≈ JmKK .
Proof. We use here the notation x :: xs ∈ V∞ to repre-
sent a stream of values, where x ∈ V is the first value of the
stream, and xs ∈ V∞ denotes the rest of the stream.
Let us first prove for n-tuples of streams of the same length
that (Vn)∞ ≈ (V∞)n. We define:
F : (Vn)∞ → (V∞)n
F (x1, . . . , xn) :: (xs1, . . . , xsn) = (x1 :: xs1, . . . , xn :: xsn)
G : (V∞)n → (Vn)∞
G(x1 :: xs1, . . . , xn :: xsn) = (x1, . . . , xn) :: (xs1, . . . , xsn).
By construction, streams x1 :: xs1, . . . , xn :: xsn all have the
same length. Hence, F ◦G = Id and G ◦ F = Id.
This isomorphism can be lifted naturally to functions, and
we obtain (VI)∞ → (VO)∞ ≈ (V∞)I → (V∞)O for streams
of the same length.
The Mealy machines of section 2.3 always consume and
produce streams of the same length since the execution of a
Mealy machine consumes all inputs at each step and produces
all outputs. The two semantics are thus equivalent.
D. MODELING TRANSMISSION DELAY
Modeling transmission delays is difficult because, depend-
ing on the characteristics of the architecture, there may be
several ongoing transmissions at the same time. Since we
assume that the network preserves message order, the idea is
to use a First In First Out (FIFO) queue to store the delays
between successive message transmissions. The model in
Zélus follows.
let hybrid delay2(c, tau_min, tau_max, eps) = dc where
rec init q = empty()
and init trans = false
and init t = 0.0
and present
| c() & up(last t) →
local tau, d in
do if is_empty(last q) then do t = −. tau done
else do q = enqueue(dequeue(last q), d)
and t = −. front(last q) done
and tau = arbitrary(tau_min, tau_max)
and d = max(eps, tau −. sum(last q) +. last t)
and emit dc = () done
| c() →
local tau, d in
do if (last trans) then do q = enqueue(last q, d) done
else do t = −. tau
and trans = true done
and tau = arbitrary(tau_min, tau_max)
and d = max(eps, tau −. sum(last q) +. last t) done
| up(last t) →
do if is_empty(last q) then do trans = false done
else do t = −. front(last q)
and q = dequeue(last q) done
and emit dc = () done
else do der t = 1.0 done
val delay2 : unit signal ∗ float ∗ float ∗ float c−→ unit signal
The boolean flag trans is set to true if there is an ongoing
transmission and false otherwise. A timer t is used to model
transmission delays.
Whenever the clock of the sender c ticks, there are two
possible cases. If there is no ongoing transmission, the timer
is reset to an arbitrary value −. tau between −τmin and −τmax
and variable trans is set to true. On the other hand, if there
are ongoing transmissions, we enqueue the distance d between
a new arbitrary transmission delay and the end of the last
ongoing transmission, that is, the sum of the delays stored in
the queue minus the current value of the timer (time already
elapsed). Note that we impose a (small) minimal delay eps
between successive transmissions which can be seen as the
time required to write a new value in the memory.
When the timer reaches zero, a signal dc is emitted to mark
the end of the transmission. Then there are two possible
cases. If the queue is empty, there are no further pending
transmissions and the variable trans is set to false. If the
queue is not empty, the timer is reset to the first value of
the queue and this first value is removed from the queue.
Finally, if the timer reaches zero at the same time as c
ticks, we merge the two behaviors described above.
E. THE PARTICULAR CASE OF BROAD-
CAST COMMUNICATION
Both LTTA protocols implement lock-step execution of all
nodes when every node receives messages from every other
node, that is, if communications are broadcast.
In fact, when all nodes communicate by broadcast, there
are simpler and more efficient alternatives to the Back-
Pressure controllers. The idea of the Round-Based controller
shown in figure 8, which is inspired by the synchronous net-
work model described in [23], is to force a node to wait for
messages from all other nodes before computing a new value.
Then each node sends the last computed value and com-
putes the next one. Thus, nodes together perform rounds of




emit im = data(i) and






Figure 8: The Round-Based controller.
let node rb_controller (i, m) = (o, im) where
rec automaton
| Wait →
do (∗ skip ∗)
unless all_inputs_fresh then
do emit im = data(i) and emit o = m in Wait
and all_inputs_fresh = forall_fresh(i, im)
val rb_controller : ’a msg list ∗ ’b d−→ ’b signal ∗ ’a list signal
As for the previous protocols, one can check that the com-
position of a Round-Based controller and a Mealy machine
is always well-defined. The proof is similar to the one of
theorem 2. The worst case dependency graph of a node
controlled by the Round-Based protocol is:
o← m m← om om← im im← i.
There is thus no dependency cycle.
Preservation of the semantics.
Controllers like the Round-Based one induce a synchronous
execution throughout an entire system. All nodes execute
at approximately the same time. Unfortunately, at the
start of a round, a value sent from a faster node may be
received at a slower one and overwrite the last received value
before the latter executes. A simple solution, based on the
synchronous network model described in [23, Chapter 2], is
to separate communication and execution phases. In this
case, an application machine would execute every second
round, but since lock-step execution ensures that no node can
execute more than twice between two activations of any other,
communication via buffers of size two ensures that messages
are never overwritten even if applications are executed at
every activation. Acknowledgments are not required.
Performance bounds.
The worst case throughput of the Round-Based LTTA
protocol is
λrb = 1/(τmax + Tmax).
Indeed, suppose that the last execution of the (k − 1)th
round occurs at time t. In the worst case, a node notices the
last publication and sends its new message at t+τmax+Tmax.
Thus, the last execution of the kth round occurs τmax +Tmax
after the last execution of the previous round.
Timeout.
Like the Back-Pressure protocol, the Round-Based protocol
uses blocking communication. If a node crashes, the entire
application stops. To avoid such problems, a classic idea is
to add timeouts. A local counter initialized to a value p is
decremented at each tick of the local clock. A node executes
when messages from all producers have been received or
when the countdown reaches zero. Thus if a node crashes,










Figure 9: Explanation of the proof of property 6.
Property 6. When the counter reaches zero, all mes-
sages will already have been received, provided that
p >
2τmax − τmin + Tmax
Tmin
. (10)
Proof. Consider that the last send of the (k − 1)th round
occurs at some time t. The first sending of the kth round
occurs at best at t+ τmin. It corresponds to a node which
receives the last message of the (k − 1)th round after the
shortest possible transmission delay and immediately exe-
cutes at t + τmin. Then, assuming this node runs as fast
as possible, it starts the next round pTmin later, that is,
at t+ τmin + pTmin.
On the other hand, in the worst case, the slowest node
notices the last sending of the (k − 1)th round and executes
at t+τmax+Tmax. The corresponding message is then received
at latest another τmax later, that is, at t+ 2τmax + Tmax.
Thus, to ensure that all messages are received before the
next round, it suffices to ensure that
τmin + pTmin > 2τmax + Tmax.
Figure 9 gives a graphical illustration of the proof.
F. A COMPLETE EXAMPLE
We now present the complete source code of a small exam-
ple with two nodes controlled by the Time-Based protocol.
There are three files: ltta.zls contains the entire Zélus code,
misc.ml contains external functions written in Ocaml, and
misc.zli is the corresponding signature file for Zélus.
ltta.zls.
open Misc
(∗∗∗ Modeling Quasi−periodic Architecturea ∗∗∗)
(∗∗ Bounds of Definition 1 ∗∗)
let t_min = 3.0
let t_max = 3.5
let tau_min = 0.1
let tau_max = 0.5
(∗∗ Quasi−periodic clocks ∗∗)
let hybrid metro (t_min, t_max) = c where
rec der t = 1.0 init −. arbitrary (t_min, t_max)
reset up(last t) → −. arbitrary (t_min, t_max)
and present up(t) → do emit c = () done
(∗∗ Delayed clock. Model transmission delay ∗∗)
let hybrid delay(c, tau_min, tau_max) = dc where
rec der t = 1.0 init 0.0
reset c() → −. arbitrary (tau_min, tau_max)
and present up(t) → do emit dc = () done
(∗∗∗ General Framework ∗∗∗)
(∗∗ Memory. Maintain the last received value on a signal ∗)
let node mem (i, default) = m where
rec init m = default
and present i(v) → do m = v done
(∗∗ Modeling links ∗∗)
let node channel (dc, i) = o where
rec init q = empty()
and trans = not (is_empty (last q))
and present
| dc() on trans & i(v) →
do emit o = front (last q)
and q = enqueue(dequeue(last q), v) done
| dc() on trans →
do emit o = front (last q)
and q = dequeue (last q) done
| i(v) →
do q = enqueue (last q, v) done
(∗∗ Freshness of value ∗∗)
type ’a msg = {data : ’a; alt : bool}
let node alternate i = o where
rec present i(v) → local flag in
do flag = true → not (pre flag)
and emit o = {data = v; alt = flag} done
let node fresh (i, r) = o where
rec init m = false
and present r(_) → do m = i.alt done
and o = (i.alt <> last m)
let data v = v.data
(∗∗ LTTA links ∗∗)
let node ltta_link (dc, i, default) = o where
rec s = channel (dc, i)
and o = mem (alternate s, {data = default; alt = false})
(∗∗ Time−Based LTTA ∗∗)
(∗ Constants of thm 6 ∗)
let p =
int_of_float (




floor ((tau_max +. (1. +. float (p)) ∗. t_max) /.
t_min −. float (p)) +. 1.)
(∗∗∗ A small example ∗∗∗)
(∗∗ The embedded application ∗∗)
let node machine1 () = n where
rec n = 1 → (pre n + 2)
let node machine2 () = m where
rec m = 0 → (pre m + 2)
(∗ Dummy link for nodes with no input ∗)
let node dummy_link () = {data = 0; alt = false}
(∗ LTTA nodes ∗)
let node ltta_n1 (i) = o where
rec init n = 1
and init m = 0
and automaton
| Wait →
do n = p → (pre n − 1)
unless (last n = 1) then
do emit im = () in Ready
| Ready →
do n = q → (pre n − 1)
unless ((last n = 1) or preempted) then
do emit so = () in Wait
and preempted = fresh(i, im)
and present im() → do m = machine1() done
and present so() → do emit o = m done
let node ltta_n2 (i) = o where
rec init n = 1
and init m = 0
and automaton
| Wait →
do n = p → (pre n − 1)
unless (last n = 1) then
do emit im = () in Ready
| Ready →
do n = q → (pre n − 1)
unless ((last n = 1) or preempted) then
do emit so = () in Wait
and preempted = fresh(i, im)
and present im() → do m = machine2() done
and present so() → do emit o = m done
(∗∗ Pluging two nodes with links to form an example ∗∗)
(∗ Note the activations of nodes on clock c1 and c2, ∗)
(∗ and the links on their delayed versions dc1 and dc2. ∗)
(∗ The output is the content of the links at each step. ∗)
let node example (c1, dc1, c2, dc2) = (o1, o2) where
rec present c1() → do n = ltta_n1(l2) done
and present c2() → do m = ltta_n2(l1) done
and l0 = dummy_link()
and l1 = ltta_link(dc1, n, 0)
and l2 = ltta_link(dc2, m, 0)
and o1 = l1.data
and o2 = l2.data
(∗∗ Simulation ∗∗)
let hybrid main () = () where
(∗ Architecture constraints ∗)
rec c1 = metro(t_min, t_max)
and dc1 = delay(c1, tau_min, tau_max)
and c2 = metro(t_min, t_max)
and dc2 = delay(c2, tau_min, tau_max)
(∗ Global clock ∗)
and present c1() | dc1() | c2() | dc2() → do emit g = () done
and present g() → local o1, o2 in
(∗ Run the example ∗)
do (o1,o2) = example(c1, dc1, c2, dc2)
and _ = print (o1, o2) done
misc.ml.
(∗ Random generator ∗)
let arbitrary min max =
(Random.float (max −. min)) +. min
(∗ Queue API ∗)
let empty () = []
let front l = List.hd (List.rev l)
let dequeue l = List.tl l
let enqueue l i = i::l
let sum l = List.fold_left (+.) 0.0 l
let is_empty l = (l == [])
(∗ Print ∗)
let print o1 o2 =
Format.printf "o1 = %d, o2 = %d\n" o1 o2;
Format.print_flush ()
misc.zli.
val arbitrary : float ∗ float → float
val empty : unit → ’a list
val front : ’a list → ’a
val dequeue : ’a list → ’a list
val enqueue : ’a list ∗ ’a → ’a list
val sum : float list → float
val is_empty : ’a list → bool
val unsafe print : int ∗ int → unit
